

SODIMM DDR3L 1600 2GB
Datasheet
(SQR-SD3I2G1K6INCCE)

Features:

- **Compliance with**

- JEDEC Standard 204-pin small-outline dual in-line memory module
- Intend for PC3-12800 application
- Backward compatible with PC3-10600 and PC3-8500
- Bi-Directional Differential Data Strobe
- 8 Bit pre-fetch, with 8 internal banks for current operation
- Inputs and Outputs are SSTL-15 compatible
- DLL aligns DQ and DQS transition with CK transition
- On-Die Termination (ODT)
- On-Board EEPROM
- SDRAM are 96-ball BGA Package
- RoHS and Halogen free
- Golden connector

- **SDRAM Configuration:** DDR3L 4Gb 256Mx16 SDRAM

- **Capacities**

2GB 256Mx64 1 Rank

- **Performance**

- DDR3L-1600 PC3-12800 CL11
- DDR3L-1333 PC3-10600 CL9
- DDR3L-1066 PC3-8500 CL7

- **DRAM Type**

- DDR3L SODIMM

- **Temperature ranges**

Operating:

- Industrial: -40°C to 95°C

Storage:

- -50°C to 100°C

- **Supply voltage**

- VDD=VDDQ=1.35 Volt
- VDDSPD=2.25V~2.75V

- **Operation Current**

- Active mode(max):
2GB: 1.0 A

(TCASE: 0°C to 95°C)

- **Form factor**

- DDR3L 204 Pin SODIMM

- **Certification and Compliance**

- RoHs
- REACH
- CE
- FCC

Revision History:

Rev.	Description	Date
1.0	Official release	2021/04/21

CONTENTS

1. ADVANTECH Memory Product Description.....	- 4 -
1.1 Introduction	- 4 -
1.2 Key Parameter	- 4 -
1.3 Ordering Information.....	- 4 -
2. ADVANTECH Memory Module Block Diagram	- 5 -
3. Environment Requirement	- 6 -
3.1. ADVANTECH DIMM Parameter.....	- 6 -
3.2. SDARM parameter by device density	- 6 -
4. Absolute Maximum Rating	- 6 -
4.1. Module Absolut Maximum Rating.....	- 6 -
4.2. SDRAM Absolut Maximum Rating	- 7 -
5. Pin Configurations (Front side/Back side).....	- 8 -
5.1. Pin Assignment.....	- 8 -
5.2. Pin Description	- 9 -
6. ADVANTECH SDRAM Operation Condition.....	- 10 -
7. Operating, Standby and Refresh Currents	- 12 -
8. Serial Presence Detect	- 13 -
- SQR-SD3I2G1K6INCCE.....	- 13 -
9. Package Dimension	- 15 -
10. Reliability Specifications.....	- 16 -
10.1. Environmental Conditions	- 16 -

1. ADVANTECH Memory Product Description

1.1 Introduction

ADVANTECH Unbuffered Small Outline DDR3L SDRAM DIMMs (Unbuffered Small Outline Double Data Rate Synchronous DRAM Dual In-Line Memory Modules) are low power, high-speed operation memory modules that use DDR3L SDRAM devices. These DDR3L SDRAM Unbuffered Small Outline DIMMs are intended for use as main memory when installed in systems such as micro servers and mobile personal computers.

1.2 Key Parameter


Industry Nomenclature	Data Rate MT/s		tRCD	tRP	tRAS	tRC
	CL=9	CL=11	(ns)	(ns)	(ns)	(ns)
PC3-12800	1333	1600	13.75	13.75	35	48.75

1.3 Ordering Information

DDR3L SODIMM					
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank
SQR-SD3I2G1K6INCCE	2GB	PC3-12800	256Mx64	4	1

2. ADVANTECH Memory Module Block Diagram

- DDR3L 2GB, 256Mx16 base, 1Rank



Note:

- The ZQ ball on each DDR3L component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver

3. Environment Requirement

3.1.ADVANTECH DIMM Parameter

ADVANTECH DIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
T _{OPR}	Operating Temperature (ambient)	-40 to +95	°C	1
T _{STG}	Storage Temperature	-50 to +100	°C	
H _{OPR}	Operating Humidity (relative)	10 to 90	%	
H _{STG}	Storage Humidity (without condensation)	5 to 95	%	
P _{BAR}	Barometric Pressure (operating& storage)	105 to 69	K Pascal	1,2
1. The component maximum case temperature (T _{case}) shall not exceed the value specified in the DDR3 DRAM component specification. 2. Up to 9850 ft.				

3.2.SDARM parameter by device density

RTT_Nom Setting	Parameter		4Gb	Units
t _{REFI}	Average periodic refresh interval	0°C ≤ T _{CASE} ≤ 85°C	7.8	μs
		85°C ≤ T _{CASE} ≤ 95°C	3.9	μs

4. Absolute Maximum Rating

4.1.Module Absolut Maximum Rating

Symbol	Parameter	Rating	Units	Notes
V _{IN} , V _{OUT}	Voltage on I/O pins relative to V _{ss}	-0.4 to 1.975	V	
V _{DD}	Voltage on VDD supply relative to V _{ss}	-0.4 to +1.975	V	1
V _{DDQ}	Voltage on VDDQ supply relative to V _{ss}	-0.4 to +1.975	V	1
Note: 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.				

4.2.SDRAM Absolut Maximum Rating

Symbol	Parameter		Rating	Units	Note
T _{OPER}	Operation Temperature	Normal Operating Temp.	-40 to 95	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-50 to 100	°C	4,5
V _{IN} , V _{OUT}	Voltage on any pins relative to Vss		-0.4 to +1.975	V	4
V _{DD}	Voltage on VDD supply relative to Vss		-0.4 to +1.975	V	4,6
V _{DDQ}	Voltage on VDDQ supply relative to Vss		-0.4 to +1.975	V	4,6

Note:

- Operating Temperature T_{OPER} is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
- Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
 - Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
 - If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.
- Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- VDD and VDDQ must be within 300 mV of each other at all times and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

5. Pin Configurations (Front side/Back side)

5.1. Pin Assignment

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V _{REFDQ}	2	V _{SS}	69	DQ27	70	DQ31	137	DQS4	138	V _{SS}
3	V _{SS}	4	DQ4	71	V _{SS}	72	V _{SS}	139	V _{SS}	140	DQ38
5	DQ0	6	DQ5	73	CKE0	74	CKE1	141	DQ34	142	DQ39
7	DQ1	8	V _{SS}	75	V _{DD}	76	V _{DD}	143	DQ35	144	V _{SS}
9	V _{SS}	10	/DQS0	77	NC	78	A15 ***	145	V _{SS}	146	DQ44
11	DM0	12	DQS0	79	BA2	80	A14 ***	147	DQ40	148	DQ45
13	V _{SS}	14	V _{SS}	81	V _{DD}	82	V _{DD}	149	DQ41	150	V _{SS}
15	DQ2	16	DQ6	83	A12, /BC	84	A11	151	V _{SS}	152	/DQS5
17	DQ3	18	DQ7	85	A9	86	A7	153	DM5	154	DQS5
19	V _{SS}	20	V _{SS}	87	V _{DD}	88	V _{DD}	155	V _{SS}	156	V _{SS}
21	DQ8	22	DQ12	89	A8	90	A6	157	DQ42	158	DQ46
23	DQ9	24	DQ13	91	A5	92	A4	159	DQ43	160	DQ47
25	V _{SS}	26	V _{SS}	93	V _{DD}	94	V _{DD}	161	V _{SS}	162	V _{SS}
27	/DQS1	28	DM1	95	A3	96	A2	163	DQ48	164	DQ52
29	DQS1	30	/Reset	97	A1	98	A0	165	DQ49	166	DQ53
31	V _{SS}	32	V _{SS}	99	V _{DD}	100	V _{DD}	167	V _{SS}	168	V _{SS}
33	DQ10	34	DQ14	101	CK0	102	CK1	169	/DQS6	170	DM6
35	DQ11	36	DQ15	103	/CK0	104	/CK1	171	DQS6	172	V _{SS}
37	V _{SS}	38	V _{SS}	105	V _{DD}	106	V _{DD}	173	V _{SS}	174	DQ54
39	DQ16	40	DQ20	107	A10, /AP	108	BA1	175	DQ50	176	DQ55
41	DQ17	42	DQ21	109	BA0	110	/RAS	177	DQ51	178	V _{SS}
43	V _{SS}	44	V _{SS}	111	V _{DD}	112	V _{DD}	179	V _{SS}	180	DQ60
45	/DQS2	46	DM2	113	/WE	114	/S0	181	DQ56	182	DQ61
47	DQS2	48	V _{SS}	115	/CAS	116	ODT0	183	DQ57	184	V _{SS}
49	V _{SS}	50	DQ22	117	V _{DD}	118	V _{DD}	185	V _{SS}	186	/DQS7
51	DQ18	52	DQ23	119	A13 ***	120	ODT1	187	DM7	188	DQS7
53	DQ19	54	V _{SS}	121	/S1	122	NC *	189	V _{SS}	190	V _{SS}
55	V _{SS}	56	DQ28	123	V _{DD}	124	V _{DD}	191	DQ58	192	DQ62
57	DQ24	58	DQ29	125	TEST/NC	126	V _{REFCA}	193	DQ59	194	DQ63
59	DQ25	60	V _{SS}	127	V _{SS}	128	V _{SS}	195	V _{SS}	196	V _{SS}
61	V _{SS}	62	/DQS3	129	DQ32	130	DQ36	197	SA0	198	/EVENT
63	DM3	64	DQS3	131	DQ33	132	DQ37	199	V _{DDSPD}	200	SDA
65	V _{SS}	66	V _{SS}	133	V _{SS}	134	V _{SS}	201	SA1	202	SCL
67	DQ26	68	DQ30	135	/DQS4	136	DM4	203	V _{tt}	204	V _{tt}

* NC = No Connect

** TEST (PIN# 125) reserve for bus probing, is NC on normal modules.

*** Pin might connected to NC ball of DRAMs (depending on density); alternatively may connect to termination resistor

5.2.Pin Description

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA1	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	V _{DD}	Power Supply
/WE	SDRAM write enable	V _{DDID}	V _{DD} Identification Flag
/S0 - /S1	DIMM Rank Select Lines	V _{DDQ}	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	V _{REFDQ}	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	V _{REFCA}	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit	V _{SS}	Ground
DQS0 – DQS8 /DQS0-/DQS8	SDRAM data strobes	V _{DDSPD}	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	V _{TT}	SDRAM I/O termination supply.

6. ADVANTECH SDRAM Operation Condition

Symbol	Parameter	Min	Typ.	Max	Units	Notes
Recommended DC Operating Conditions						
V _{DD}	Supply Voltage	1.283	1.35	1.45	V	1,2
V _{DDQ}	Supply Voltage	1.283	1.35	1.45	V	1,2
Single Ended AC/DC Input Levels						
V _{IH} (DC)	DC Input High (Logic1) Voltage	V _{REF} + 0.1	-	V _{DD}	V	3
V _{IL} (DC)	DC Input Low (Logic0) Voltage	V _{SS}	-	V _{REF} - 0.1	V	3
V _{IH} (AC)	AC Input High (Logic1) Voltage	V _{REF} + 0.175	-	-	V	3
V _{IL} (AC)	AC Input Low (Logic0) Voltage	-	-	V _{REF} - 0.175	V	3
V _{REFDQ} (DC)	Reference Voltage for DQ, DM inputs	0.49V _{DDQ}	0.5V _{DDQ}	0.51V _{DDQ}	V	4,5
V _{REFCA} (DC)	Reference Voltage for ADD,CMD inputs	0.49V _{DDQ}	0.5V _{DDQ}	0.51V _{DDQ}	V	4,5
Single Ended AC/DC output Levels						
V _{OH} (DC)	DC output high measurement level (for IV curve linearity)	-	0.8 x V _{DDQ}	-	V	
V _{OM} (DC)	DC output mid measurement level (for IV curve linearity)	-	0.5 x V _{DDQ}	-	V	
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)	-	0.2 x V _{DDQ}	-	V	
V _{OH} (AC)	AC output high measurement level (for output SR)	-	V _{TT} + 0.1 x V _{DDQ}	-	V	6
V _{OL} (AC)	AC output low measurement level (for output SR)		V _{TT} - 0.1 x V _{DDQ}	-	V	6

Symbol	Parameter	Min	Typ.	Max	Units	Notes
Differential AC/DC Input Levels						
VIHdiff	Differential Input high	+0.2	-	Note 9	V	7
VILdiff	Differential Input logic Low	Note 9	-	-0.2	V	7
VIHdiff(ac)	Differential Input high ac	$2 \cdot (V_{IH} (AC) - V_{REF})$	-	Note 9	V	8
VILdiff(ac)	Differential Input logic Low ac	Note 9	-	$2 \cdot (V_{REF} - V_{IL} (AC))$	V	8
Differential AC and DC Output Levels						
VOHdiff(AC)	AC differential output high measurement level (for output SR)	-	$+ 0.2 \times V_{DDQ}$	-	V	10
VOLdiff(AC)	AC differential output low measurement level (for output SR)	-	$- 0.2 \times V_{DDQ}$	-	V	10
Note: - Under all conditions VDDQ must be less than or equal to VDD. - VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together. - For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA. - The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV). - For reference: approx. VDD/2 +/- 15 mV. - The swing of $\pm 0.1 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to $V_{TT} = V_{DDQ}/2$ - Used to define a differential signal slew-rate. - For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU, DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here. - These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. - The swing of $\pm 0.2 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to $V_{TT} = V_{DDQ}/2$ at each of the differential outputs.						

7. Operating, Standby and Refresh Currents

- **2GB SODIMM** (1Rank 256Mx16 DDR3L SDRAMs)

Symbol	Parameter/Condition	PC3-12800	Unit
I DD0	One bank; Active - Precharge	160	mA
I DD1	One bank; Active - Read - Precharge	200	mA
I DD2N	Precharge Standby Current	72	mA
I DD2P	Precharge Power Down Current	48	mA
I DD2Q	Precharge Quiet Standby Current	72	mA
I DD3N	Active Standby Current	132	mA
I DD3P	Active Power-Down Current	96	mA
I DD4R	Operating Current Burst Read	520	mA
I DD4W	Operating Current Burst Write	520	mA
I DD5B	Burst Refresh Current	520	mA
I DD6	Self-Refresh Current: Normal Temperature Range	52	mA
I DD7	Operating Bank Interleave Read Current	740	mA

8. Serial Presence Detect


- SQR-SD3I2G1K6INCCE

Byte	Description	Function support	Byte Value
0	Number of Serial PD Bytes Written during Production	116/256/176 Bytes	92
1	SPD Revision	1.3	13
2	Key Byte/DRAM Device Type	DDR3 SDRAM	0B
3	Key Byte/Module type	SO DIMM	03
4	SDRAM Density and Banks	8 banks, 4Gb	04
5	SDRAM Address	15/10	19
6	Reserve	1.35V/1.5V Operable	02
7	Module Organization	1rank/x16	02
8	Module Memory Bus Width	64bit bus	03
9	Fine Timebase (FTB) Dividend/Divisor	-	11
10	Medium Timebase (MTB) Dividend	1ns	01
11	Medium Timebase (MTB) Divisor	8	08
12	SDRAM Minimum Cycle Time (tCKmin)	1.25ns	0A
13	Reserve	Blank	00
14	CAS latency, least Significant Byte	5, 6, 7, 8, 9, 10, 11	FE
15	CAS latency, most Significant Byte	Not support over CL12	00
16	Minimum CAS Latency Time (tAmin)	13.125ns	69
17	Minimum Write Recovery Time (tWRmin)	15ns	78
18	Minimum RAS# to CAS# Delay Time (tRCDmin)	13.125ns	69
19	Minimum Row Active to Row Active Delay Time (tRRDmin)	7.5ns	3C
20	Minimum Row Precharge Delay Time (tRPmin)	13.125ns	69
21	Upper Nibbles for tRAS and tRC	Refer to Byte22,23	11
22	Minimum Active to Precharge Delay Time (tRASmin), Least SignificantByte	35ns	18
23	Minimum Active to Active/Refresh Delay Time (tRCmin), Least SignificantByte	48.125ns	81

24	Minimum Refresh Recovery Delay Time (tRFCmin), Least Significant Byte	260 ns	20
25	Minimum Refresh Recovery Delay Time (tRFCmin), Most Significant Byte	260 ns	08
26	Minimum Internal Write to Read Command Delay Time (tWTRmin)	7.5ns	3C
27	Minimum Internal Read to Precharge Command Delay Time (tRTPmin)	7.5ns	3C
28	Upper Nibble for tFAW	Refer to Byte29	01
29	Minimum Four Activate Window Delay Time (tFAWmin)	40 ns	40
30	SDRAM Optional Features	DLL Off, RZQ/6, RZQ/7	83
31	SDRAM Thermal and Refresh Options	No ASR, Normal Temp	01
32	Module Thermal Sensor	Thermal Sensor supported	80
33-40	Reserve	Blank	00
41	tMAW, MAC	8K*tREFI / Unlimited	88
34-59	Reserve	Blank	00
60	Module Nominal Height of Unbuffered DIMM	30.00	0F
61	Module Maximum Thickness of Unbuffered DIMM	1.2/1.2	11
62	Reference Raw Card Revision	A1	20
63	Address Mapping from Edge Connector to DRAM	Standard	00
64-117	Reserve	Blank	00
117-118	Module Manufacturer's JEDEC ID Code	Advantech	8A C8
119	Module Manufacturing Location	Taiwan	02
120-121	Module Manufacturing Date	Variable	-
126-127	Cyclical Redundancy Code	CRC cover 0~116 byte	7B 22
128-145	Module Part Number	SQR-SD3I2G1K6INCCE	53 51 52 2D 53 44 33 49 32 47 31 4B 36 49 4E 43 43 45
146-147	Module Revision Code	-	00 10
148-149	DRAM Manufacturer JEDEC ID Code	ISSI	01 9D
150-255	Reserve	Blank	-

9. Package Dimension

-2GB DDR3L SODIMM, 256Mx64, 1 Rank



Note:

1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.

10. Reliability Specifications

10.1. Environmental Conditions

Environment	Specification
Storage Temperature	-50°C ~ +100°C
Operating Temperature	-40°C to 95°C (Industrial)